FPGA IMPLEMENTATION OF AES ALGORITHM

S.A. Annadate¹, Nitin Ram Chavan²

^{1,2} Electronics and Telecommunication Dept, JN Collage of engineering Aurangabad, (India)

ABSTRACT

Advanced Encryption Standard (AES) is an FIPS approved cryptographic algorithm that can be used to protect electronic data. The AES can be programmed in software or built with pure hardware. However FPGA offer a quicker and more customizable solution. This paper presents the AES algorithm with regard to FPGA and the Very High Speed Integrated Circuit Hardware Description language (VHDL). ModelSim SE PLUS 5.7g software is used for simulation and optimization of the synthesizable VHDL code. Synthesizing and implementation (i.e. Translate, Map and Place and Route) of the code is carried out on Xilinx - Project Navigator, ISE 8.2i suite. All the transformations of both Encryption and Decryption are simulated using an iterative design approach in order to minimize the hardware consumption. Xilinx XC3S400 device of Spartan Family is used for hardware evaluation. This paper proposes a method to integrate the AES encrypter and the AES decrypter. This method can make it a very low-complexity architecture, especially in saving the hardware resource in implementing the AES (Inv) Sub Bytes module and (Inv) Mix columns module etc Besides, the architecture can still deliver a high data rate that suited for hardware-critical applications, such as smart card, PDA, and mobile phone etc.

Keywords: AES, Encryption Decryption, FPGA, VHDL, Xilinx.

I INTRODUCTION

1.1 General

Cryptography, often called encryption, is the practice of creating and using a cryptosystem or cipher to prevent all but the intended recipient(s) from reading or using the information or application encrypted. A cryptosystem is a technique used to encode a message. The recipient can view the encrypted message only by decoding it with the correct algorithm and keys. Cryptography is used primarily for communicating sensitive material across computer networks[3]. The process of encryption takes a clear-text document and applies a key and a mathematical algorithm to it, converting it into crypto-text. In crypto-text, the document is unreadable unless the reader possesses the key that can undo the encryption. In 1997 the National Institute of Standards and Technology (NIST), a branch of the US government, started a process to identify a replacement for the Data Encryption Standard (DES). It was generally recognized that DES was not secure because of advances in computer processing power. The goal of NIST was to define a replacement for DES that could be used for non-military information security applications by US government agencies. Of course, it was recognized that commercial and other non-government users would benefit from the work of NIST and that the work would be

generally adopted as a commercial standard. The NIST invited cryptography and data security specialists from around the world to participate in the discussion and selection process. Five encryption algorithms were adopted for study. Through a process of consensus the encryption algorithm proposed by the Belgium cryptographers Joan Daeman and Vincent Rijmen was selected. Prior to selection Daeman and Rijmen used the name Rijndael (derived from their names) for the algorithm[3]. After adoption the encryption algorithm was given the name Advanced Encryption Standard (AES) which is in common use today. In 2000 the NIST formally adopted the AES encryption algorithm and published it as a federal standard under the designation FIPS-197. The full FIPS-197 standard is available on the NIST web site (see the Resources section below). As expected, many providers of encryption software and hardware have incorporated AES encryption into their products[1].

The AES encryption algorithm is a block cipher that uses an encryption key and a several rounds of encryption. A block cipher is an encryption algorithm that works on a single block of data at a time. In the case of standard AES encryption the block is 128 bits, or 16 bytes, in length. The term "rounds" refers to the way in which the encryption algorithm mixes the data re-encrypting it ten to fourteen times depending on the length of the key. This is described in the Wikipedia article on AES encryption. The AES algorithm itself is not a computer program or computer source code. It is a mathematical description of a process of obscuring data. A number of people have created source code implementations of AES encryption, including the original authors[6].

AES encryption uses a single key as a part of the encryption process. The key can be 128 bits (16 bytes), 192 bits (24 bytes), or 256 bits (32 bytes) in length. The term 128-bit encryption refers to the use of a 128-bit encryption key. With AES both the encryption and the decryption are performed using the same key. This is called a symmetric encryption algorithm. Encryption algorithms that use two different keys, a public and a private key, are called asymmetric encryption algorithms. An encryption key is simply a binary string of data used in the encryption process. Because the same encryption key is used to encrypt and decrypt data, it is important to keep the encryption key a secret and to use keys that are hard to guess. Some keys are generated by software used for this specific task. Another method is to derive a key from a pass phrase. Good encryption systems never use a pass phrase alone as an encryption key.NIST was aware of side channel attacks to the other four finalists considered by NIST they concluded:

- Rijndael and Serpent use only Boolean operations, table lookups, and fixed Shifts/rotations. These operations are the easiest to defend against attacks.
- Two fish uses addition, which is somewhat more difficult to defend against Attacks.
- MARS and RC6 use multiplication/division/squaring and/or variable Shift/rotation. These operations are the most difficult to defend.

1.2 Objective

This paper presents the AES algorithm with regard to FPGA and the Very High Speed Integrated Circuit Hardware Description language (VHDL). ModelSim SE PLUS 5.7g software is used for simulation and optimization of the synthesizable VHDL code. Synthesizing and implementation (i.e. Translate, Map and Place and Route) of the code is carried out on Xilinx - Project Navigator, ISE 8.2i suite.

1.3 Existing system

Data Encryption Standard (DES) is a block cipher (a form of shared secret encryption) that was selected by the National Bureau of Standards as an official Federal Information Processing Standard (FIPS) for the United States in 1976 and which has subsequently enjoyed widespread use internationally. It is based on a symmetrickey algorithmthat uses a 56-bit key. The algorithm was initially controversial with classified design elements, a relatively short key length, and suspicions about a National Security Agency (NSA) backdoor. DES consequently came under intense academic scrutiny, which motivated the modern understanding of block ciphers and their cryptanalysis.

Data Encryption Standardpreviously pre-dominant algorithm for the encryption. It was highly influential in the advancement of modern cryptography in the academic world. DES is now considered to be insecure for many applications. This is chiefly due to the 56-bit key size being too small. There are also some analytical results which demonstrate theoretical weaknesses in the cipher. In recent years, the cipher has been superseded by the Advanced Encryption Standard (AES). Furthermore, DES has been withdrawn as a standard by the National Institute of Standards and Technology.

Encryption algorithm play an important role in communication security where encryption time, Memory usages output byte and battery power are the major issue of concern. The selected encryption AES, DES algorithms are used for performance evaluation. Based on the text files used and the experimental result it was concluded that DES algorithm consumes least encryption time and AES algorithm has least memory usage while encryption time difference is very minor in case of AES algorithm and DES Algorithm.

1.4 Proposed system

In this proposed System presents various software implementations of the AES algorithm with different data and task parallelism granularity, and shows that AES implementations on a fine grained many-core system can achieve high performance, throughput per unit of chip area and energy efficiency compared to other software platforms. Maximum speed and lesser area by mapping all the four Logical functions of AES to LUTs, ROMs and Block RAMs. The proposed architecture has three parts

- 1. Key Generation Module
- 2. Encryption Module
- 3. Decryption Module.

II HARDWARE IMEMENTATION OF AES

2.1 General

A many-core processor is a single computing component with two or more independent actual central processing units (called "cores"), which are the units that read and execute program instructions. The instructions are ordinary CPU instructions such as add, move data, and branch, but the multiple cores can run multiple instructions at the same time, increasing overall speed for programs amenable to parallel computing.

Manufacturers typically integrate the cores onto a single integrated circuit die (known as a chip multiprocessor or CMP), or onto multiple dies in a single chip package.

Many-core processors are widely used across many application domains including general-purpose, embedded, network, digital signal processing (DSP), and graphics. The improvement in performance gained by the use of a multi-core processor depends very much on the software algorithms used and their implementation. In particular, possible gains are limited by the fraction of the software that can be run in parallel simultaneously on multiple cores; this effect is described by Amdahl's law. In the best case, so-called embarrassingly parallel problems may realize speedup factors near the number of cores, or even more if the problem is split up enough to fit within each core's cache(s), avoiding use of much slower main system memory. Most applications, however, are not accelerated so much unless programmers invest a prohibitive amount of effort in re-factoring the whole problem. The parallelization of software is a significant ongoing topic of research.

The terms multi-core and dual-core most commonly refer to some sort of central processing unit (CPU), but are sometimes also applied to digital signal processors (DSP) and system-on-a-chip (SoC). The terms are generally used only to refer to multi-core microprocessors that are manufactured on the same integrated circuit die; separate microprocessor dies in the same package are generally referred to by another name, such as multi-chip module. This article uses the terms "multi-core" and "dual-core" for CPUs manufactured on the same integrated circuit, unless otherwise noted.

2.2 AES algorithm modules


Key board, FPGA, LCD

2.3 Module description of FPGA

Sub bytes : The Sub Bytes operation is a nonlinear byte substitution. Each byte from the input state is replaced by another byte according to the substitution box (called the S-box). The S-box is computed based on a multiplicative inverse in the finite field GF (2^8) and a bitwise affine transformation.

In this module The implementation of the composite field S-BOX is accomplished using combinational logic circuits rather than using pre-stored S-BOX values. S-BOX substitution starts by finding the multiplicative inverse of the number in [7]





Addition in GF (2⁴):Addition of 2 elements in Galois Field can be translated to simple bitwise XOR operation Addition of 2 elements in Galois Field can be translated to simple bitwise XOR operation.

GF (2⁴) **multiplier:** Sub Bytes is a nonlinear transformation that uses 16 byte substitution tables (S-Boxes). An S-Box is the multiplicative inverse of a Galois field GF (2⁴) followed by an affine transformation. Although two Galois Fields of the same order are isomorphic, the complexity of the field operations may heavily depend on the representations of the field elements. Composite field arithmetic can be employed to reduce the hardware complexity. Three multipliers in GF (2⁴) are required as a part of finding the multiplicative inverse in GF (2[^]8). Fig. shows the GF (2[^]4) multiplier circuit. As can be seen from the figure the GF (2⁴) multipliers consist of 3 GF (2²) multipliers with 4 XOR Gates and with constant multiplier θ . This constant multiplier which has 2 bits input extracts the lower bit output as the higher bit input, while the higher output bit will be the result of XOR operation between the 2 input bits. Full derivation of this multiplier circuit can be found[7].




Fig 2. GF (2⁴) Multiplier

GF (2^2) **Multiplier:** While each finite field is itself not infinite, there are infinitely many different finite fields; their number of elements (which is also called cardinality) is necessarily of the form p^n where p is a prime number and n is a positive integer.




Fig 3.Implimentation of the GF (2^2) multiplier

GF (2⁴) **squarer:**It consists of bitwise xor operation. A bitwise operation operates on one or more bit atterns or binary numerals at the level of their individual bits. It is a fast, primitive action directly supported by the processor, and is used to manipulate values for comparisons and calculations. On simple low-cost

processors, typically, bitwise operations are substantially faster than division, several times faster than multiplication, and sometimes significantly faster than addition. While modern high-performance processors usually perform addition and multiplication as fast as bitwise operations, the latter may still be optimal for overall power/performance due to lower resource use.




Fig 4.Hardware diagram for Squarer in GF (2⁴)

Constant multiplier (X ϕ):




Fig 5.Hardware implementation of multiplication with constant $\boldsymbol{\Phi}$



Constant multiplier (L):




Fig 6.Hardware diagram for multiplication with constant

S-box:





Fig 7. Implemented hardware architecture on the FPGA


AddRoundKeyTransformation:

In the Add Round Key transformation, a round key is added to the state by Bitwise Exclusive-OR (XOR) operation. Figure below illustrates the Add Round Key. This transformation is the same for both encryption and decryption.



Shift Rows Transformation (Inv Shift Rows):

Shift Rows is a cyclic shift operation in each row of the State. In this operation, the bytes in the first row of the state do not change. The second, third, and fourth rows shift cyclically to the left one byte, two bytes, three bytes, respectively, as illustrated in Figure. The reverse process, inv Shift Row, operates in reverse order to Shift Rows.



Mix Column Transformation (Inv Mix Column):

The Mix Column transformation is performed independently on the state Column-by-column. Each column is considered as four term polynomial over GF (2^8) and multiplied by

a(x) modulo (x4 + 1) where $a(x) = \{03\}x3 + \{01\}x2 + \{01\}x + \{02\}$

This transformation can be expressed in matrix form as


[S'0,c]	[{02}	{03}	{01}	{01}	$S_{0,e}$
S' 1.0	{01}	{02}	{03}	{01}	$S_{1,c}$
S'2,e	{01}	{01}	{02}	{03}	S 2,e
S' 3,c	{03}	{01}	{01}	(02)	S 3, c

For *invMixColumn()*, replace $a(x) = \{0E\}x^3 + \{09\}x^2 + \{0D\}x + \{0B\}$.

	_	MixColumns()				
s _{0.0} S _{0.0}	s _{0,2} .s	0,3	\$0.0	$s_{0,c}$	\$0.2	S'0.3
S1,0 S1,0	s _{1,2} s	1,3	s'1.0	$s'_{1,\sigma}$	\$1,2	\$1,3
s2,0 S2,0	s _{2,2} s	2,3	\$2,0	\$2,0	\$2,2	\$2,3
s3,0 \$3,0	s _{3,2} s	3,3	\$3,0	.s. 3.c	\$3,2	\$3,3

Small Encryption:

The Small model implements an AES cipher on FPGA with the fewest processing Elements. As shown in bellow Fig, it requires at least eight blocks to implement an AES cipher with online key expansion process, since each Block on FPGA has only a 128 X 32-bit instruction memory and a 128 X 16-bit data memory[5].



III SIMULATION AND RESULTS

VHDL is used as the hardware description language because of the flexibility to exchange among environments. The software used for this work is Xilinx ISE and the waveforms are simulated with the help of model sim

simulator. This is used for writing, debugging, simulating and checking the performance results using the simulation tools available on Xilinx ISE. The delay is calculated with three different Device families [7].

Snapshot is nothing but every moment of the application while running. It gives the clear elaborated of application. It will be useful for the new user to understand for the future steps.

3.1 VARIOUS SNAPSHOTS

Encryption top module

5 B C X 0 0		
lanc	Volue	[1,179,595 ps][1,035,605 ps][1,075,795 ps][1,275,605 ps][1,076,905 ps][1,946,095 ps][1,946,375 ps][1,040,205 ps][1,947,205 ps][1,040,205 ps][1,040
in cit		
M datawilling	11011010110001110	
26 key(127/0)	1 same and the second	
4ataout[127:0]	111110010110001001	
dataird]1770]	110110101100001411	1 2010 DECEMBER 1/2 ADDRESS OF THE A
wyopzroj	10101010101010101010	
0 out170	011100000110000101	an upower naveraly upon upone state and an upone for unit to the construction and the construction of the const
ti outit27/0	1011011001001100	to a strategy and a s
Q. out[17:0]	110010001111010018	1200 Long La La Long La La control La Long Lo La Long Long La La La Long Long La La La La La La Long Long Long La
t outilite	100000101110101110	powers or interest tipe second or interesting and a second s
. M at_out(127.0)	011011100111011101	α τη θη τη δύορη τη από τη διαίο τη διαίο τη διαίο τη τη δημητή τη διαίο τη τη τη απή τη τη τη τη απή διαίο τη απή τη τη τη αριβαία τη τη τη τη τη αριβαία τη τη τη αριβαία τη τη δημητή τη αριβαία τη τη δημητή τη τη αριβαία τη τη δημητή τη αριβαία τη τη δημητή τη αριβαία τη τη δημητή τη αριβαία τη αριβαία τη τη δημητή τη αριβαία τη τη δημητή τη αριβαία τη αριβαία τη αριβαία τη αριβαία τη αριβαία τη αριβαία τη αριβαία τη τη δημητή τη αριβαία τη αριβαία τη τη δημητή τη αριβαία
🖬 ri, out[17:0]	100011110001101000	
📲 d. out(127:0)	100101113100100011	process is a poster and only is not a procession of the interpret of the procession of the interpret of the
M (7_008127/0)	101000101010001000	
• 📲 6. outil 2745	101001010001010	1010011100010000010110110000101101100000
10.04(117:0)	011110001511110100	
w keyout2[127:0]	00000111000011000	access in respect respects respects respect to the remaining on the respect to the respect respects
💘 keyout3312733	100301001002011110	
Nepouti p 27:01	000300010003033810	
💘 keyout5(1773)	000101011111001100	
Reports[127:0]	1000001102000300	2008/000 L 100000 L 100000 L 1 100000 L 1 1000 D L 1 1000 D L 1 1000 D L 1000 D L 20010 L 20010 D L 20010D L 20010D L 20010 D L 20010 D L 20010 D L 20010 D
 Keyout7[127:0] 	811000001811111101	8 1 1 0 0 0 0 1 1 1 1 1 1 1 0 1 0 1 1 1 1 0 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 0 1 1 0 1 1 0 1 0 1 0 0 1 0 1 0 1 1 0 1 1 0 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0
keyouti[]][27:0]	181100011081000101	χαι μου είται ποιαδιτή τα από τη από τη προτημού τη δημοριτής της το ποροφίραι η αροφορία τη τη φητή αρχατής το της τα βρησηρικής τη τηση τήμης μαιό του τ
A DE LAND AND ADD	shipping and says that the shipping	The second state of the se

Round operation

					10 3 3 3 3 9 1 1 3 1 3 1 3 1 3 1 3 1 3 1 3								
Name	Vokas	(1.999.200) pe	1,999,300 pe	11,979,400 pr	1.999,500 pr	L 999,600 pt	(1.999,73) pr	1,999,800 pe	11,995,991 pt	2,000,000 pe	12,000,1		
M 4(24)	1211	a manaharan	the second second	Contraction of the second	9161		Terre Regio	in table is	and been	ALL LIVE	a ma		
The state	4	100000000	104640		DGBBBB	TRACA DE	800000	005060	100000				
anterest 27/8	0001101010100010100	0001101010100100101	0001110001010001		30110151120001201			1101030101030	10011111101				
Revis1274	CONTRACTOR DATE:		and the second		01010101010101010		and the second se	and the second second second	Contraction of the second s				
Dillinoyas M	001101100000351600	0030021000000310	00000120000015	10001500101011001	0101200201010140000	871 3008000 1 1300	tope 11000000110-100	11001010101100100	0010010201300				
NTT Standents	8818330300003558804	0010110100001100	011111011005000	100000000000000000000000000000000000000	11110000000001118	0011010001101	10110011000100101010	1011000001010100	111100110001				
- 11 datainü (1275)	00011010101010000	000110151010000	000113000103000	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	100110110110100001001	000101111101100	. peac 1110000010 10 10	1 10 10 10 10 10 10 10 10	10011111101				
weight 1270	10101010101010101010101	184030184030185	NO 10 10 10 10 10 10 10 10	a principal la constanta de la	01015101015101010	10010101010101010	ap la la contra da la contra da la	10100101010101010	101010101010				
keyoutiji2720	001101100000011000	0650651800800118	0000013/000011	10001000000010001	010110010101010000	01130000011300	100 (11 000000 1 10 100	1100101010101	COLORED INCOMENT				
erundeutl(117.0)	001011010000110800	0010130300001300	01111301300300	10011112003000013	0111010-00100011110	001301200011211	10.010000100101010	101100000101100	1111000110001				
▶ M 800_007/0	10100010				101000	().		H					
▶ 🕎 803_sis(7.0]	1100000				1100100	6							
• 🖬 s02_ss(7/0]	10010011				1001001	i .			-				
 1017, csi7/6 	0100100				01001-0	(
▶ 🌿 b10,xb(7:0]	00010110				000001								
• 📲 htt, sa(7.0)	11111100				11111	6							
• 💘 612,00(70)	32222223				(110000	£							
• 📲 \$13_sis(7/5)	11111100				tiatiat	¢.							
■ 🖬 \$20,m7.0	10111100				1001113	0			-				
• 💘 623, x6(7:0)	11100011				1110001	1							
• 📲 \$22,58(7/0)	11111101				111113	1							
• 📲 \$23,cts(7/0)	11410003				10.000	1		-					
• 😻 830_db(7.0)	11010001				110100	1							
► Mg 631,997/0	11101111				11010	1							


Decryption

Block

										2.090, 800 ps	
lane	Value	11,999,992.ps	1,999,990 ps	1,993,894 ps	1.999,995ps	1,995,996 ps	11,999,997,26	1,999,996 ps	1,999,999 ps	2,000,000 ps	12,000,
dohentest().22/0)	1100001111000003111	0000000000000000	0000010101101101	11010303011101	101011110000100	rbora cha cha cha cha	a gad Lia 1930 110000.	000610110101100061	000101011100		
N key(1370)	1100110011001	110011001100110	0010011001100110	01100110011001100	13001100110013001	1001100110011001	10011001100110011	01100110011001100110	0610010001500		
[2.02.fbatsuit [27.6]	01100001102000110	011008011010001	10010010011001	1001000110000	00100130030130111	111301110110110	1011110611001000	1000011100111001	1011100111011		
nund2kry6(127.6)	10000110100011111	208001101008011	100001111000011	101001010010010010	0 206 201 20 200 201 1 2	0001101000011111	0001111000511011	ធ្វើដោយដោយដោយដែរដែរដ	01101001011		
wand2keg2[2212]	100001011000011110	308003013080011	12300011110000111	10100100101001010	0 200 201 20 230 231 1 2	0000101100001111	000011310000313010	00100101001011010	e 101 20120 2011		
💘 rsund2key0[127.0]	1000001110000333310	308000113008011	1100001111000011	30100111101001011	0,00,00130,000,00111	000011100001111	000011310000313010	NUTITION OF A DESCRIPTION	6001303003011		
100AAE2key4][275]	100011111000011110	200011111000011	1810001111000011	101100003101003010	1101001013030010111	00111100001111	00011110000111010	000111100101010	6001001001011		
w 104842key532731	100101111000011110	308101111008011	1200031112000011	101211212121001012	000101101001010111	0011100001111	00011110000111010	111111101001011010	6601303003011		
w round2kry63274)	10100110100011110	1010010010000011	1880001111000011	101 10 10 100 100 100 101 1	0 200 201 20 230 271 12	0001101000011111	0001111000011101	10 10 100 100 10 11 11 10 10	0001001001011		
w round2key73272)	110001111000011110	118001111008011	1,2300011111000011	100010101010101010	0 200 201 20 230 201 1	1000111300001113	90011110000113000		1104004011		
www.d2key65.216	###001111558#11110	008001111008011	100001111000011	13100101101001011	06.106.006.001.30 300.301.30	0000111000001110	000011310000111310	0101101001011030	6001203003011		
10an#2key9127£	100111001000011110	100113003000011	10000111000011	1211 100000 100 10 11	0,000 10 1 10 100 10 10 10	0011300300001118	90011110000111010	0000001001011010	1106001001001011		
www.	10110001100001110	301308013008011	1200001111000011	10111110121001015	1151061011010010111	11110000110000100	00011100001101	11110101001011010	11060602100		


RTL schematic

Encryption:



449 | Page

Decryption:



IV CONCLUSION

The combination of a simple, portable and efficient AES cryptographic algorithm implemented in VHDL source code provides an excellent platform for high security applications. A synthesizable VHDL code is developed for the implementation of both encryption and decryption process. Each program is tested with Spartan 3 FPGA device and output results are verified. Encryption and decryption routines are fully functional at 50 and 100 MHz The software generated key expansion was simulated and run on hardware without the keyboard input and LCD output. Thus, AES can indeed be implemented with reasonable efficiency on an FPGA.

REFERENCES

- National Inst. Of Standards and Technology, "Federal Information Processing Standard Publication 197, the Advanced Encryption Standard (AES)," Nov. 2001
- [2] J. Daemen and V. Rijmen," AES Proposal: Rijndael," AES Algorithm Submission, Sept. 1999
- [3] William Stallings, Cryptography and Network Security, Principles and Practices, 4th ed. Pearson Education, pp. 134-161, 2006
- [4] Charlie Kaufman, Radia Perlman, Mike Speciner, Network Security, Private Communication in a Public World, 2nd ed. Pearson Education, pp. 41-114, 2006
- [5] Wayne Wolf, "FPGA-Based System Design, Pearson Education, pp. 17-37
- [6] Xinmiao Zhang and Keshab K. Parhi, "Implementation Approaches for the Advanced Encryption Standard Algorithm," IEEECircuits and systems Magazine, vol. 2, no. 4, pp. 24–46, 2003

- [7] G. Rouvroy, F.-X. Standaert, F.-X.J.– J. Quisquater, J.-D. Legat, "Compact and Efficient Encryption/Decryption Module for FPGA Implementation of the AES Rijndael Very Well Suited for Small Embedded Applications," Proc. ITCC-04 Conf., pp. 583-587, 2004
- [8] Chih-Chung Lu and Shau-Yin Tseng, "Integrated Design of AES (Advanced Encryption Standard) Encrypter and Decrypter," Proc. IEEE Int. Conf. on Application-Specific Systems, Architectures, and Processors, (ASAP'02), pp. 277-285, 2002